A procedure for determining weight distributions and implementing weighted random pattern generation in built-in self-test circuits is examined. Test lengths orders o f magnitude shorter than those encountered in conventional pseudorandom testing are recorded.
Introduction
In an attempt t o address the unreasonable test times encountered using conventional pseudorandom testing, this paper describes a procedure for incorporating weighted random pattern generation into self-testing circuits.
A t the root of most common test pattern application mechanisms used today is stored pattern testing, pseudorandom pattern generation and the inevitable hybrid o f both. Stored pattern testing involves the application of specific test vectors, each o f which provides an incremental level o f coverage. Externally applied. this approach may require large storage capability and expensive test units. The technique is straightforward and suitable for many present testing needs. However. considering that the specifications o f a test unit are static, upper limits are physically imposed on such variables as test ,frequency. the number of 1/0 channels and the size of input (pin) buffers. On the other hand. circuit attributes are dynamic, that is various technology advancements can result in higher operating speeds, higher pin counts, and progressively larger test sets. This conflict ultimately implies costly test equipment upgrades or replacement. Therefore. it is questionable if long term economical testing is feasible with a standard stored pattern approach [Bas89].
Uniform random pattern or pseudorandom testing relaxes the functional and memory requirements of the external tester used. Often. relatively simple sequential circuits, such as linear feedback shift registers (LFSRs) [Go167][Bar87) or cellular automata (CA) [Hor89] . can be used t o pseudorandomly generate test inputs such that there is an equal probability of assigning a 1 or 0 value t o an input. The inteiition is that after a large number o f these "pseudorandom"' vectors. a reliable level o f fault coverage will be achieved. Unfortunately. experience has shown that with current circuit densities, an excessive number of test patterns may be needed t o attain this goal. Moreover, only a relatively small number o f the initial vectors cover a large portion of the detectable single stuck-at faults. leaving the majority of the sequence t o be wasted in an attempt t o detect random pattern resistant faults. In fact, most of the time penalty associated with random pattern testing is due t o the application o f these unnecessary patterns.
A n obvious alternative is t o use a joint test strategyapply a reasonable number o f pseudorandom test patterns and supplement this with stored pattern testing. However. it has been found that in many cases, the size o f the stored test set needed nears 70% of the full deterministic set [Bas89].
Thus. this approach does not quite address the problem o f limited storage in external testers.
The idea o f incorporating test circuits on-chip, i.e. that of built-in self-test (BIST). offers numerous advantages, such as increased test portability. more efficient low level (probe) tests and easier diagnosis o f failed chips at the board level. O f course, there are shortcomings which must be considered. for example an increase in area, and potential speed degradation if test circuitry is inserted in a critical path.
A refinement o f conventional pseudorandom testing is the application of a non-uniform distribution o f 1's t o 0's as test inputs. This idea of biased or weighted random pattern (WRP) generation can result in a much higher rate of coverage than that of uniform random pattern testing alone. One drawback though is that proposed schemes t o determine weights are quite complicated and the associated on-chip weighted pattern generators have, so far. been much more area "hungry" than their uniform random counterparts
This paper examines a built-in self-test (BIST) impleIn the coiirse of this text, "pseudorandoni" or "random" patterns refers t o those which are pseudorandomly generated with a device such as an LFSR [Bar87] . mentation of a WRP generator for full serial scan-path circuits. Although multiple weight sets can be used to minimize the overall test length [Wun88] [Wai88] [Lis87]. in a BlST environment. the high cost of impleineiiting different weight distributions must be balanced with a generated test length which is deemed t o be acceptable'.
For this reason complete test pattern generation is performed using one uniform weight and one non-uniform weight distribution of fairly coarse resolution. Experimental results demonstrate that the performance of this generation scheme is orders of magnitude better than generic random testing alone.
The test methodology involves serially scanning in a test pattern and scanning out the corresponding test response to a compaction unit. Using such an approach makes the suggested BlST solution extendible t o external testing. The single stuck-at fault assumption is used. however the analysis can be extended t o any model which does not require a specific ordering of input test patterns (e.g. bridging, multiple stuck-at, etc.).
The text is divided into two sections: first. an ad-hoc simulation-based method of determining the characteristic weight sets is outlined: next, a distributed WRP generator is proposed for local generation of the dually weighted sequence. This generator design is intended for BlST and is suitable for automated design. At various stages, performance results are given in order t o help evaluate the procedure.
Weight Set Estimation
This section discusses a new method of designing a A flowchart o f the entire procedure is given weight set. in figure 1.
Previous Work
The idea of using weighted generation of test patterns is not particularly new. In some earlier work ([Sch75] ) intended for large-scale integration (LSI). the relative weight of an input node is adaptively assigned based on the amount of internal switching activity caused by exercising that input.
With respect t o VLSl circuits. [Sia88] proposes an alternate adaptive algorithm which reduces the prohibitive amount of simulation needed in [Sch75] tool to determine a user-specified number, n. of weight sets.
Using detection probability estimates, a fault set is partitioned into n, subsets such that the overall test length is minimized. A weight set is estimated for each fault grouping. The method is somewhat sensitive t o detection probability accuracy, and the size and contents of the initial fault list. Recently, [Wun88] developed a detection probability-based
Regardless of the inherent inaccuracies of the respective estimation processes. acceptable performance of weighted generation in each case suggests that the weight sets do not have t o be very accurate. In a practical sense, since thousands of test patterns are generated. the weight must simply represent enough information so that its performance is superior t o that of uniform random pattern testing.
Proposed Ad Hoc M e t h o d
As a departure from much o f the previous work. the weight set estimation method discussed in the rest of this section relies neither on signal probability calculations nor on explicit analysis of the circuit structure. The conjecture is that sufFicient circuit information for this purpose is already contained in a pre-determined test set. and can be extracted using simulation techniques. In fact since the weight estimation method is based on the circuit's simulated behaviour during test mode. the circuit can be considered a functional "black box" during the method. Because fanout arid redundant faults are not explicitly considered in a functional circuit representation. they should not directly contribute t o the accuracy o f the final weight set. Nonetheless. the existence of fanout and redundancies do, as usual. impact the computational effort o f simulation tasks performed.
As an aid t o the ensuing discussion. a flowchart o f the entire scheme is provided in figure I . The In the steeper sloped region t o the left o f the partition, faults classified as random easy are quickly detected in a relatively short test length. Since the performance of random patterns is already acceptable in this region, a uniform weight of 0.5 (random) is used t o cover these faults. As the test length approaches infinity. random difficult3 faults are found a t a comparatively slower rate. This is characterised by the long flattened tail region t o the right o f the partition. Because the vectors occurring within this tail segment are more resistant t o random pattern generation, a non-uniform weight set is determined t o cover them (and thus their associated faults) more rapidly. The expected effect of using such a pair of weights is shown in figure 2. 
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In many cases it may be unrealistic t o perform fault simulation until all difficult faults are detected. Instead. a cut-off limit may be imposed on the rate of coverage, after which simulation is terminated. In such an instance, although it is possible that not all difficult faults are covered by the test sequence, if the rate o f coverage at the cut-off is chosen t o be sufficiently small so that most of the difficult faults are found. the tail vectors can still be used t o determine an initial non-uniform weight set. Since, aside from the circuit itself, the vectors for the detected difficult faults represent the only available information for deterinining the weight set. the estimated weight set will be geared to cover the detected difficult faults (called target faults).
ATPG tools or a method such as that described later in this section can be used t o determine supplemental tail vectors for missed faults.
The pool of vectors which detect target faults is averaged per bit t o provide the necessary information needed t o calculate the non-uniform weight. Each test vector contains information concerning the circuit faults which it detects. However, sonie o f this information may be redundant since some faults are repeatedly detected by subsequent tail vectors.
In order t o formulate a weight set characteristic of the target faults. an attempt is made t o reduce, if not remove, any redundant information contained within each tail-end vector and isolate the bit assignments useful in detecting Note that the qualitative classification of a fault as "difficult" or "easy" is always with respect to a specific type of generator. be it random or biased according to a specific weight set: tiiiless specified as otherwise. "difficult" will refer to uniform random generation faults. The first task is accomplished by using a fault dropping scheme. demonstrated in figure 3, Figure 3 Reducing the contributioti of multiple detection of faults Next, we notice that for each tail vector, V,. not all bit assignments are instrumental in detecting its associated faults. Any simulation tools such as Tulip [Maago] can be used to provide a partial estimate of the necessary bits per vector. ATPG tools can also be configured t o provide some of this information.
In the experiments performed a bit flipping algorithm was used to determine the needed bits per vector. This is introduced here :
-Given an n bit tail vector V I . create n new unique vectors (711, . . . , u t , ..., v , ) each of whose Hamming distance from VI is 1. This is done by inverting the i t h bit of VJ to create u t .
-Simulate each vector U , with respect to the target faults associated with \ : .
-if the coverage decreases then bit i is needed else bit i is marked "don't care" (unnecessary )
The "filtering" process described above results in a sparse test set in which only the needed bit assignments per tail vector are retained. Using this test set representation, a weight set which can cover the set of target faults can be estimated by calculating the ratio of the number of Is t o Os within each bit position (input position). A generator defined as such, attempts to produce a test sequence containing vectors similar t o (ideally identical to) that of the filtered test set. In figure 4 , a weight set is calculated for a sample set of vectors before and after extraction of the needed bits.
Notice that that the removal of the unnecessary bits (shown as 'x' after bit flipping) results in a much different weight for the first, fourth, fifth and sixth bit positions. Before bit flipping is performed. the definite assignments t o the unnecessary bit positions act as "noise" which corrupt the weight estimate. This is apparent. for example. in the sixth bit, position -before bit flipping the weight is 0.75 but it is found that a 0 bias is more appropriate. Filtering off these assignments should result in a more accurate weight set.
Experimental Results
Before proceeding further, we describe some results on weight estimation and its performance. The test generation scheme is evaluated using f i i e scannable circuits of varying size4. The first stage of the process is t o determine an initial test set and isolate the difficult faults. This is done by simulating5. with a collapsed fault set. the order of 1 million random patterns and partitioning the sequence at the point where less than roughly 30 faults were detected in a window of 3000 consecutive random p a t t e r d . As rnen- The maximum number o f random patterns simulated (Lo) and its associated coverage are given in columns IV and V respectively. Finally. the number of target difficult faults identified in the test sequence after the partition point (i.e.
after the test length of column II) is shown in column VI.
This fault pool provides information used in the bit-flipping process.
These circuits are precursors to the ISCAS-89 Benchmark circuits. 
Another measure of this would be to niore specifically consider the scan chain length and limit the number of bits in the test sequence. Update the initial pool of target faults. Relax selected input biases.
Improving t h e Estimated Weight Set (C and D).
These modifications are ad hoc and iterative in nature.
The effectiveness of the method depends on how well the pool of target faults, defined in section 2.2.1. represents all the existing difficult faults. It is possible that the initial biased generator will detect some extra faults which are not detectable using realistic random test lengths. In the modified method these new test vectors are included into the target pool and the weight set is re-estimated. This process of iterative WRP generation and re-estimation of the weight set could be repeated until no new faults are detected.
Phase 2 -Relax P i n Biases
In an attempt t o further reduce the weighted test length, the biases of selected pins are relaxed. After a suitable weight set is found in Phase 1. the circuit is re-simulated using the weighted generator and only the target pool of faults is considered. Again. by noting the progression of coverage, there will be a small group of vectors which are found after a long WRP sequence. The assumption is that these few WRP difficult vectors strongly differ from the generator bias at several positions. A partial remedy is t o force some of these conflicting pin biases t o 50%. This compromise should not adversely affect the test length if the number of positions modified is small.
The method of selecting bit positions t o be relaxed is rather straightforward. According t o a user-undefined thresh-* Recall again that the qualitative classificatioll of a fault as "difFicult" or "easy" is always with respect to a specific type of generator. be it random or biased according to a specific weight set. Continuing with the circuits and test sets described in section 2.2.2. Table 4 is obtained after refining the weight set in the manner described above. Here, the number of new faults detected does not include those found in the initial WRP run. As expected, there is a general improvement in the weighted test length (col. Ill): in each case accompanied by an increase in coverage. Notice that for C30989.
the WRP test length is the 40K limit. If ten thousand more.
weighted patterns are simulated, the coverage is 22 undetected faults. thus illustrating the possible tradeoff between test time and coverage. A summary of the performance of the complete generation scheme in reducing the random pattern test length otherwise needed to achieve equivalent coverage. is shown in table 5.
Relaxing an input's bias t o 0.5 also reduces the implementation overhead since a modified scan cell is not needed at that position. In all the cases, test length did not suffer, thus it could be beneficial t o investigate the maximum number of inputs which could be relaxed without seriously increasing the WRP test length and coverage.
Hardware Implementation
One of the major concerns when building an on-chip generator is t o minimize the area overhead without severely compromising test quality and testability of the BIST circuitry. T w o interdependent issues are involved in the proposed implementation strategy : 0 The hardware used t o generate patterns according t o a pair o f weight sets must be simple and transparent t o the CUT. It must also be general enough t o be used in any scan circuit testable with one non-uniform weight
The weight set determined must be adapted t o suit the generator.
The suggested approach is t o redesign specific scan cells so that from the pattern generation point of view. the CUT appears testable with a uniformly distributed pseudorandom sequence. GSCAN is an altered scan chain which serves (apart from its other functions) as an interface between a random pattern generator and a WRP testable circuit. A t a number of times proportional t o the ratio of the WRP test length to the random test length, the random input at selected pin positions is locally converted to a weighted circuit inputs of specific biases. This is done by replacing standard scan elements by modified blocks which perform the conversion. These new cells are themselves generic and can be iiicluded in a cell library for automated design and layout.
Local Generation of Dually
Since the weight set is a mapping of bias values t o input pins, the scan cells t o be replaced are those which correspond t o a bias other than 0.5. Here, the signal assumes 2 'modes' of operation which are outlined in table 6 and described below. such that inputs are needed from more than one neighbours. the overhead and layout complexity will increase due t o the routing from progressively distant cells.
With reference t o a conventional random pattern BlST implementation, the extra area penalty of this scheme is due t o the contribution of each modified scan cell. the logic needed t o generate WT-SEL and the additional interconnect required t o globally distribute this control signal.
Quantization of Pin Biases
Thresholds are established t o force the individual biases of the estimated weight set t o implementable values. The criteria should ensure that:
The overall features of the experimental bias. especially the extreme values. are retained. In the previous experimental analysis. software random pattern generation (therefore almost no correlation between generated input bits) was used t o evaluate the potential of a dually weighted generation scheme and examine the effect of using a coarse weight set. In order t o evaluate the mixedweighted implementation scheme, this section presents the results o f simulating a model of the distributed test structure using a 32-bit LFSR (table 9) and 5 bias levels. The performance is compared t o that of 'ideal' uniform random pattern testing implemented in software.
Experimental Results
For each circuit a 70 thousand mixed-weighted pattern test sequence (Test Len.) is generated with a weighted contribution indicated by the bias of the WT-SEL signal. The number of undetected faults at the 50 thousand and 70 thousand mark is shown along with the random pattern (R.P.) test length needed for equivalent coverage. Table 9 Results for tlie modeled BlST lmplenieiitatioti with 32 bit LFSR Higher fault coverage is expected if the entire analysis (partitioning fault sets etc.) were performed using an LFSR. It has also been found from experience that changing the LFSR seed during test mode positively affects the rate of coverage. More detailed experimental results on this aspect are contained in [Mur90J.
According t o the modified scan cell design. by permuting the bits a t neighbouring input sites t o form weighted stimuli, it is expected that some correlation between neighbouring input bits is created during weighted pattern application. In fact, in special scan chain orderings [MurSO] . some input states are not generatable during weighted mode. However, the results of table 9 indicate that this correlation, as well as that inherent t o the LFSR. does not have a serious negative impact on overall test performance. Furthermore, by observing the test vectors for the difficult faults missed, the sites for which the missing input state is critical can be identified. If the corresponding modified scan cells are replaced by generic ones (i.e. the bias is relaxed t o 0.5) the problem is eliminated with little effect t o the test length, provided that the number of positions relaxed is small. Further investigation into the impact of correlation introduced by modifying the scan chain and due t o LFSR generation is required.
Conclusions
It is proposed that a pseudorandom sequence and a single weighted random sequence be used t o efficiently iniplenlent built-in self-test in a large inlegrated scan-circuit which would otherwise need an excessive pseudorandom test length. Based on fast fault simulation tools, a method of determining the weight set and the approximate pseudorandom and weighted random test lengths is suggested.
By modifying specific scan cells. tlie BlST hardware conditionally generates the weighted stream locally. a t specific input sites. A weighted control signal is used t o regulate the proportion of weighted and pseudorandom inputs.
Apart from demonstrating that in the cases examined, one weight set was sufficient for a notable decrease in test time. it was also noticed that a very coarse weight set (i.e. restricting biases t o 0. 0.25. 0.5. 0.75 and 1) provides acceptable results. Using finer resolution within the weight set usually results in a slightly higher coverage but a t the expense of a much higher area overhead.
